
u_link
u_tx
clk
data[7:0]
start
baud_cnt0_i
RTL_ADD
baud_cnt_i
RTL_MUX
baud_cnt_i__0
RTL_MUX
bit_idx_i
RTL_ROM
bit_idx_i__0
RTL_MUX
bit_idx_i__1
RTL_MUX
bit_idx0_i
RTL_ADD
baud_cnt_reg[8:0]
RTL_REG_SYNC
bit_idx_reg[3:0]
RTL_REG_SYNC
bit_idx_i__2
RTL_MUX
sending_i__0
RTL_ROM
frame_i
RTL_MUX
frame_i__0
RTL_MUX
frame_i__1
RTL_ROM
frame_i__2
RTL_MUX
sending_i__1
RTL_MUX
sending_i
RTL_MUX
sending_i__2
RTL_MUX
frame_reg[9:0]
RTL_REG
sending_reg
RTL_REG
tx_i
RTL_MUX
busy
tx
uart_tx
versus_link